PCM 2002
OPERATORS MANUAL
TABLE OF CONTENTS
Description:
The QTI/CRI module performs the function of the CAIS Bus remote Data Acquisition Unit (DAU) base module. The unit interfaces to the CAIS bus, to an RS232 interface for local programming and to a Module Bus so the user can attach modules for specific data acquisition purposes. The QTI/CRI module contains the power supply for any attached modules. The CAIS DAU_ID is strap programmable at the J1 connector. This base module also provides 24 Bilevel discrete channels as inputs for data acquisition. The unit contains an EEPROM for non-volatile program storage. The unit can be programmed from the CAIS bus remotely or from the RS232 port with a Personal Computer. Windows 95, 98 and, NT software is available.
The QTI/CRI module EEPROM is used to store;
QTI/CRI Module block diagram:
CAIS BUS ADDRESSING:
The CAIS DAU_ID address is strapped at the connector. The DAU_ID is given by DAU_ID5, ID4…ID0.
BIT J1 PIN
DAU_ID5 (MSB) 39
DAU_ID4 40
DAU_ID3 41
DAU_ID2 42
DAU_ID1 43
DAU_ID0 (LSB) 44
Connect the DAU_ID Bit to DAU_PULL_UP_SOURCE, J1-17 for a 1, don't connect for a 0.
RS232 PORT.
To program the QTI/CRI Module from a Personal Computer, connect the PC COM port signals to the QTI/CRI Module as follows:
J1 COM PORT PIN
PIN (25-pin style)
DGND 34 7
RTS 35 4
T232 38 3
R232 37 2
BILEVEL BITS:
Thresholds:
3.3 Volt CMOS with +- 15 Volt overvoltage protection,
5 Volt CMOS with +- 50 Volt overvoltage protection, or
10 Volt CMOS with ± 100 Volt overvoltage protection.
A floating input is encoded to a logical zero.
BILEVEL BIT ADDRESSING:
Several addresses in the CAIS normal mode are reserved for dedicated address decoding. The core module DAU provides two 12 bit Bilevel words. These Bilevel words have dedicated addresses. The dedicated addresses are all at the end of page 1. The Bilevel dedicated addresses are tabulated below:
LOW |
|
|
|
|
|
|
|
|
|
PAGE |
LOW |
MSG |
|
|
|
|
|
|
|
BIT'S |
PAGE |
BIT'S |
MSG |
MSG |
MSG |
MSG |
BITS |
|
|
7,6,5, |
BIT |
8,7,6, |
BIT |
BIT |
BIT |
BIT |
PER |
|
J1 |
4,3,2,1 |
0 |
5,4 |
3 |
2 |
1 |
0 |
WORD |
FUNCTION |
PINS |
0 |
1 |
1 |
1 |
1 |
1 |
1 |
12 OR 16 |
BILEVEL[23:12] |
12 DOWN TO 1 |
0 |
1 |
1 |
1 |
1 |
1 |
0 |
12 OR 16 |
BILEVEL[11:0] |
32 DOWN TO 21 |
CONFIGURATION ID'S:
For 0 to 3.3 volt CMOS input Threshold: 4000 hex
For 0 to 5 volt CMOS input Threshold: 4001 hex
For 0 to 10 volt CMOS input Threshold: 4002 hex
CAIS QTI/CRI REMOTE DAU CORE MODULE J1 CONNECTOR
J1 CONNECTOR MDM-51S
SIGNAL NAME PIN
BI0 1
BI1 2
BI2 3
BI3 4
BI4 5
BI5 6
BI6 7
BI7 8
BI8 9
BI9 10
BI10 11
BI11 12
DAU_PULL_UP_SOURCE 17
CHASSIS GND 18
BI12 21
BI13 22
BI14 23
BI15 24
BI16 25
BI17 26
BI18 27
BI19 28
BI20 29
BI21 30
BI22 31
BI23 32
DGND 33
DGND 34
RTS 35
DGND 36
CAIS QTI/CRI REMOTE DAU CORE MODULE J1 CONNECTOR
J1 CONNECTOR MDM-51S
SIGNAL NAME PIN
R232 37
T232 38
DAU_ID5 39
DAU_ID4 40
DAU_ID3 41
DAU_ID2 42
DAU_ID1 43
DAU_ID0 44
B+ 45
B+ 46
B+ 47
B+RTN 49
B+RTN 50
B+RTN 51
Description:
The QTI/CAD module performs 12 bit A/D conversion of the DAU's multiplexed analog bus. The QTI/CAD module provides 2 programmable gain amplifiers and one programmable offset generator. The 2 programmable gain amplifiers and one programmable offset generator are updated on a per sample basis (the module is rated at full CAIS bus speeds). The offset is inserted after both programmable amplifiers, which are in series. The figure below illustrates:
QTI/CAD MODULE
MODULE |
PGA1 |
PGA2 |
OFG |
|
GAINS: |
GAINS: |
GAINS: |
OFFSETS: |
|
1, 4, 40, 400 |
1, 0.5, 0.25, |
1, |
-5.0V, |
|
|
0.7247259, |
1.25, |
-2.5V, |
|
|
0.4301597, |
1.5, |
-1.25V, |
|
MODULE |
0.4117136, |
1.75, |
0V, |
|
OFFSETS: |
0.3129751 |
2, |
+0.625V, |
|
See module |
|
2.25, |
+1.25V, |
|
Description |
|
2.5, |
+2.5V, |
|
|
|
5, |
+5.0V |
The overall channel gain is (MODULE GAIN)*(PGA1 GAIN)*(PGA2 GAIN). The maximum gain is 2000 and the minimum gain is 0.25. There are 224 possible gains, however some are redundant. There are preferred gain setups. For example, a gain of 1 can be achieved by (MODULE GAIN=1)*(PGA1 GAIN=0.5)*(PGA2 GAIN=2) or (MODULE GAIN=1)*(PGA1 GAIN=1)*(PGA2 GAIN=1). The software defaults to the preferred gain setup. Offset and gain possibilities allow for signal levels of up to +- 10 volts.
CONFIGURATION ID:
C000 hex
Description:
The QTI/CDI32 module performs the multiplexing of 32 high level differential analog inputs and provides overvoltage protection of +- 30 volts on each input. Signals of up to +- 10 volts can be input to this module. The module can be ordered with 2 standard fixed gains of 1 and 4. This module provides a maximum number of high-level signal inputs at a minimum cost per input. The tradeoff is that any channel must be driven with low source impedance. For high source impedance driving use other available modules.
MODULE BUS ADDRESSING:
The module address is defined as:
0, 0, 0, 0, 0, 0, MA_9, MA_8, MA_7, MA_6, MA_5, MA_4, MA_3, MA_2, MA_1, MA_0
NOTE: MA_9, MA_8, MA_7, MA_6, and MA_5 are strapped at the connector
(Connect to MA_STP for a 1, don't connect for a 0)
The module's base module address is strap programmable at the connector (5 bits). The Module Address (MA) can be strap programmed to any 16 bit address which a DAU implements in the CAIS normal mode address space on page's 0 or 1 only (This means the 6 MSB's of the 16-bit address are not strapped and assumed zero). The five LSB's of the module address are not strapped so that the possible base module address's occur at integer multiples of 32. The five LSB's define which of the 32 analog inputs is selected.
During data acquisition, 32 addresses are used in the CAIS normal mode address space starting at the strap programmable base module address. For each address, one high level differential analog input is multiplexed onto the DAU's analog bus for A/D conversion.
CONFIGURATION ID'S:
For gain=1: 80C1 hex
For gain=4: 80C4 hex
QTI/CDI32 J1 CONNECTOR PIN OUT (CAIS 32 CHANNEL HIGH LEVEL DIFFERENTIAL MUX MODULE) J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN32+ 1
IN31+ 2
QTI/CDI32 J1 CONNECTOR PIN OUT (CAIS 32 CHANNEL HIGH LEVEL DIFFERENTIAL MUX MODULE) J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN30+ 3
IN29+ 4
AGND 5
IN24+ 6
IN23+ 7
IN22+ 8
IN21+ 9
IN20+ 10
IN19+ 11
IN18+ 12
IN17+ 13
IN16+ 14
IN15+ 15
IN14+ 16
IN13+ 17
IN12+ 18
IN11+ 19
IN10+ 20
IN9+ 21
AGND 22
IN4- 23
IN3- 24
IN2- 25
IN1- 26
IN32- 27
IN31- 28
IN30- 29
IN29- 30
AGND 31
IN24- 32
IN23- 33
IN22- 34
IN21- 35
QTI/CDI32 J1 CONNECTOR PIN OUT (CAIS 32 CHANNEL HIGH LEVEL DIFFERENTIAL MUX MODULE) J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN20- 36
IN19- 37
IN18- 38
IN17- 39
IN16- 40
IN15- 41
IN14- 42
IN13- 43
IN12- 44
IN11- 45
IN10- 46
AGND 47
IN4+ 48
IN3+ 49
IN2+ 50
IN1+ 51
IN28+ 52
IN27+ 53
IN26+ 54
IN25+ 55
AGND 56
CHASSIS GND 58
MA_STP 60
MA_9 61
MA_8 62
MA_7 63
MA_6 64
MA_5 65
IN9- 70
AGND 71
QTI/CDI32 J1 CONNECTOR PIN OUT (CAIS 32 CHANNEL HIGH LEVEL DIFFERENTIAL MUX MODULE) J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN8- 72
IN7- 73
IN6- 74
IN5- 75
IN28- 76
IN27- 77
IN26- 78
IN25- 79
AGND 80
AGND 81
AGND 82
AGND 83
AGND 84
AGND 92
AGND 93
AGND 94
AGND 95
AGND 96
IN8+ 97
IN7+ 98
IN6+ 99
IN5+ 100
Description:
The QTI/CSE64 module performs the multiplexing of 64 high level single ended analog inputs and provides overvoltage protection of ±30 volts on each input. Signals of up to ±10 volts can be input to this module. The module can be ordered with 2 standard fixed gains of 1 and 4. This module provides a maximum number of high-level signal inputs at a minimum cost per input. The tradeoff is that any channel must be driven with low source impedance. For high source impedance driving use other available modules.
Module Bus Addressing:
The module address is defined as:
0, 0, 0, 0, 0, 0, MA_9, MA_8, MA_7, MA_6, MA_5, MA_4, MA_3, MA_2, MA_1, MA_0
NOTE: MA_9, MA_8, MA_7, and MA_6 are strapped at the connector (Connect to MA_STP for a 1, don't connect for a 0)
The module's base module address is strap programmable at the connector (4 bits). The Module Address (MA) can be strap programmed to any 16 bit address which a DAU implements in the CAIS normal mode address space on page's 0 or 1 only (This means the 6 MSB's of the 16 bit address are not strapped and assumed zero). The six LSB's of the module address are not strapped so that the possible base module address's occur at integer multiples of 64. The six LSB's define which of the 64 analog inputs is selected.
During data acquisition, 64 addresses are used in the CAIS normal mode address space starting at the strap programmable base module address. For each address, one high level single ended analog input is multiplexed onto the DAU's analog bus for A/D conversion.
CONFIGURATION ID'S: For gain=1: 80B0 hex For gain=4: 80B1 hex
QTI/CSE64 J1 Connector Pin Out (CAIS 64 Channel High Level Single Ended Module)
J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN64 1
IN63 2
IN62 3
IN61 4
AGND 5
IN56 6
IN55 7
IN54 8
IN53 9
IN52 10
IN51 11
IN50 12
IN49 13
IN48 14
IN47 15
IN46 16
QTI/CSE64 J1 CONNECTOR PIN OUT (CAIS 64 Channel High Level Single Ended Module)
J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN45 17
IN44 18
IN43 19
IN42 20
IN41 21
AGND 22
IN4 23
IN3 24
IN2 25
IN1 26
IN32 27
IN31 28
IN30 29
IN29 30
AGND 31
IN24 32
IN23 33
IN22 34
IN21 35
IN20 36
IN19 37
IN18 38
IN17 39
IN16 40
IN15 41
IN14 42
IN13 43
IN12 44
IN11 45
IN10 46
AGND 47
IN36 48
IN35 49
IN34 50
IN33 51
QTI/CSE64 J1 CONNECTOR PIN OUT (CAIS 64 Channel High Level Single Ended Module)
J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN60 52
IN59 53
IN58 54
IN57 55
AGND 56
CHASSIS GND 58
MA_STP 60
MA_9 61
MA_8 62
MA_7 63
MA_6 64
AGND 71
IN9 70
IN8 72
IN7 73
IN6 74
IN5 75
IN28 76
IN27 77
IN26 78
IN25 79
AGND 80
AGND 81
AGND 82
AGND 83
AGND 84
AGND 92
AGND 93
AGND 94
AGND 95
AGND 96
QTI/CSE64 J1 CONNECTOR PIN OUT (CAIS 64 Channel High Level Single Ended Module)
J1 CONNECTOR MDM-100P
SIGNAL NAME PIN
IN40 97
IN39 98
IN38 99
IN37 100
Description:
The QTI/CSE16F6 module performs the multiplexing of 16 high level single ended analog inputs and provides 16 anti_alaising 6 pole low pass filters on each input. Filter frequencies are available from 10 Hz to 20 kHz. The module can be ordered with standard filter frequencies of 10 Hz, 20 Hz, 50 Hz, 100 Hz, 200 Hz, 500 Hz, 1 kHz, 2 kHz, 5 kHz, 10 kHz, and 20 kHz. Filter frequencies are fixed. Filter frequencies can be set unique on 2 banks of 8 inputs. The module can be ordered with standard fixed gains of 1 or 4. Gains can be set unique on 2 banks of 8 inputs. Signals of up to +- 10 volts can be input to this module. Overvoltage protection of +- 30 volts on each input is provided.
MODULE BUS ADDRESSING:
The module address is defined by:
0, 0, 0, 0, 0, 0, MA_9, MA_8, MA_7, MA_6, MA_5, MA_4, MA_3, MA_2, MA_1, 0
NOTE: MA_9, MA_8, MA_7, MA_6, and MA_5 are strapped at the connector
(Connect to MA_STP for a 1, don't connect for a 0)
The module's base module address is strap programmable at the connector (5 bits). The Module Address (MA) can be strap programmed to any 16 bit address which a DAU implements in the CAIS normal Mode Address space on page's 0 or 1 only (This means the 6 MSB's of the 16 bit address are not strapped and assumed zero). The five LSB's of the module address are not strapped so that the possible base module address's occur at integer multiples of 32. The five LSB's define which of the 16 analog inputs is selected. Note that the LSB of the 16-bit address, which a DAU implements in the CAIS normal mode address space is, assumed zero. This causes a 32-address space to be used where only the 16 even addresses are valid within this space. This was done to save an extra decoding chip since the board layout was tight.
During data acquisition, 32 addresses are used in the CAIS normal mode address space starting at the strap programmable base module address. For each even address, one high level filtered analog input is multiplexed onto the DAU's analog bus for A/D conversion.
Configuration ID'S:
GAIN = 1 |
10HZ |
8080 Hex |
GAIN = 1 |
20HZ |
8081 Hex |
GAIN = 1 |
50HZ |
8082 Hex |
GAIN = 1 |
100HZ |
8083 Hex |
GAIN = 1 |
200HZ |
8084 Hex |
GAIN = 1 |
500HZ |
8085 Hex |
GAIN = 1 |
1KHZ |
8086 Hex |
GAIN = 1 |
2KHZ |
8087 Hex |
GAIN = 1 |
5KHZ |
8088 Hex |
GAIN = 1 |
10KHZ |
8089 Hex |
GAIN = 1 |
20KHZ |
808A Hex |
GAIN = 4 |
10HZ |
8090 Hex |
GAIN = 4 |
20HZ |
8091 Hex |
GAIN = 4 |
50HZ |
8092 Hex |
GAIN = 4 |
100HZ |
8093 Hex |
GAIN = 4 |
200HZ |
8094 Hex |
GAIN = 4 |
500HZ |
8095 Hex |
GAIN = 4 |
1KHZ |
8096 Hex |
GAIN = 4 |
2KHZ |
8097 Hex |
GAIN = 4 |
5KHZ |
8098 Hex |
GAIN = 4 |
10KHZ |
8099 Hex |
GAIN = 4 |
20KHZ |
809A Hex |
QTI/CSE16F6 J1 CONNECTOR PIN OUT (CAIS 16 Channel High Level Anti_Alaising MUX Module) J1 CONNECTOR MDM-37S
SIGNAL NAME PIN
CHASSIS GND 1
FIN8 4
FIN6 5
AGND 6
AGND 7
AGND 8
QTI/CSE16F6 J1 CONNECTOR PIN OUT (CAIS 16 Channel High Level Anti_Alaising MUX Module) J1 CONNECTOR MDM-37S
SIGNAL NAME PIN
FIN1 9
FIN2 10
AGND 11
AGND 12
AGND 13
FIN5 14
FIN7 15
FIN4 16
FIN3 19
FIN12 20
FIN16 21
FIN14 22
FIN10 23
AGND 24
AGND 25
FIN15 26
FIN11 27
AGND 28
AGND 29
FIN13 30
FIN9 31
MA9 32
MA8 33
MA7 34
MA6 35
MA5 36
MA_STP 37
Description:
The QTI/CBI96 module excepts up to 96 bilevel inputs.
Thresholds: 3.3 Volt CMOS with ± 25 Volt overvoltage protection,
5 Volt CMOS with ± 50 Volt overvoltage protection, or
10 Volt CMOS with ± 100 Volt overvoltage protection.
A floating input is encoded to a logical zero.
MODULE BUS ADDRESSING:
The module's base module address is software programmable (not strapped at the connector). The module uses its CONFIGURATION ID as its module address during power up initialization to receive its software programmable module address to be used during data acquisition. For this reason, each module attached to a DAU's module bus must have a unique Configuration ID. Sixteen Configuration ID's are provided from 0010 to 001F hex.
The Modules Address (MA) can be software programmed to any 16-bit address which DAU implements in the CAIS normal mode address space. However, the three LSB's of the module address must be zero so that the possible module address's occur at integer multiples of eight.
During data acquisition, eight addresses are used in the CAIS normal mode (module bus) address space starting at the software programmable base Module Address. For each address, sixteen Bilevel inputs are sampled and latched. The eight addresses and inputs are defined below:
MA BI [15:0] 16 Bilevel bits, BI15 down to BI0
MA+1 BI [31:16] 16 Bilevel bits, BI31 down to BI16
MA+2 BI [47:32]
MA+3 BI [63:48]
MA+4 BI [79:64]
MA+5 BI [95:80]
MA+6 BI [35:32], BI [19:16], BI [3:0], 0,0,0,0
MA+7 BI [83:80], BI [67:64], BI [51:48], 0,0,0,0
Notes: 1) MA means Module Address (Software Programmable).
2) For 12 bit CAIS BUS reply words, the 4 LSB's are truncated.
CONFIGURATION ID'S:
For 0 to 3.3 volt CMOS input Threshold: 0016 to 001B hex
For 0 to 5 volt CMOS input Threshold: 0010 to 0015 hex
For 0 to 10 volt CMOS input Threshold: 0010 to 001F hex
QTI/CBI96 J1 CONNECTOR PIN OUT (CAIS 96 CHANNEL BILEVEL MODULE)
J1 CONNECTOR MDM-100S
SIGNAL NAME PIN
DGND 1
BI0 2
BI1 3
BI2 4
BI3 5
BI4 6
BI5 7
BI6 8
BI7 9
BI8 10
BI9 11
BI10 12
BI11 13
BI12 14
BI13 15
BI14 16
BI15 17
BI16 18
BI17 19
BI18 20
BI19 21
BI20 22
BI21 23
BI22 24
BI23 25
CHASSIS GND 26
DGND 27
BI24 28
BI25 29
BI26 30
BI27 31
BI28 32
BI29 33
BI30 34
BI31 35
BI32 36
BI33 37
QTI/CBI96 J1 CONNECTOR PIN OUT (CAIS 96 CHANNEL BILEVEL MODULE)
J1 CONNECTOR MDM-100S
SIGNAL NAME PIN
BI34 38
BI35 39
BI36 40
BI37 41
BI38 42
BI39 43
BI40 44
BI41 45
BI42 46
BI43 47
BI44 48
BI45 49
BI46 50
BI47 51
BI48 52
BI49 53
BI50 54
BI51 55
BI52 56
BI53 57
BI54 58
BI55 59
BI56 60
BI57 61
BI58 62
BI59 63
BI60 64
BI61 65
BI62 66
BI63 67
BI64 68
BI65 69
BI66 70
BI67 71
BI68 72
BI69 73
BI70 74
BI71 75
BI72 76
BI73 77
BI74 78
QTI/CBI96 J1 CONNECTOR PIN OUT (CAIS 96 CHANNEL BILEVEL MODULE)
J1 CONNECTOR MDM-100S
SIGNAL NAME PIN
BI75 79
BI76 80
BI77 81
BI78 82
BI79 83
BI80 84
BI81 85
BI82 86
BI83 87
BI84 88
BI85 89
BI86 90
BI87 91
BI88 92
BI89 93
BI90 94
BI91 95
BI92 96
BI93 97
BI94 98
BI95 99
DGND 100
Description:
The QTI/CITIMB module provides IRIG B timing capability. The IRIG B electronics synchronizes with an external IRIG B input after the signal has been applied to the input for a maximum of 10 seconds. When the external signal is removed the unit will maintain IRIG Time consistent with the drift rate specifications of the internal oscillator. A reset time signal is available at the J1 connector (Grounding this pin will reset the time).
MODULE BUS ADDRESSING:
Several addresses in the CAIS normal mode are reserved for dedicated address decoding. The IRIG Time module uses dedicated addresses. The dedicated addresses are all at the end of page 1. The IRIG B module dedicated addresses are tabulated below:
LOW |
|
|
|
|
|
|
|
|
PAGE |
LOW |
MSG |
|
|
|
|
|
|
BIT'S |
PAGE |
BIT'S |
MSG |
MSG |
MSG |
MSG |
BITS |
|
7,6,5, |
BIT |
8,7,6, |
BIT |
BIT |
BIT |
BIT |
PER |
|
4,3,2,1 |
0 |
5,4 |
3 |
2 |
1 |
0 |
WORD |
FUNCTION |
0 |
1 |
1 |
1 |
0 |
1 |
1 |
16 |
TIMECODE [63:48], FREEZE |
0 |
1 |
1 |
1 |
0 |
1 |
0 |
16 |
TIMECODE [47:32], FREEZE |
0 |
1 |
1 |
1 |
0 |
0 |
1 |
16 |
TIMECODE [31:16], FREEZE |
0 |
1 |
1 |
1 |
0 |
0 |
0 |
16 |
TIMECODE [15:0], FREEZE |
0 |
1 |
1 |
0 |
0 |
1 |
1 |
16 |
TIMECODE [63:48] |
0 |
1 |
1 |
0 |
0 |
1 |
0 |
16 |
TIMECODE [47:32]] |
0 |
1 |
1 |
0 |
0 |
0 |
1 |
16 |
TIMECODE [31:16] |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
16 |
TIMECODE [15:0] |
|
|
|
|
|
|
|
|
|
0 |
1 |
1 |
1 |
1 |
0 |
0 |
12 |
TIMECODE [59:48], FREEZE |
0 |
1 |
1 |
1 |
0 |
1 |
1 |
12 |
TIMECODE [47:36], FREEZE |
0 |
1 |
1 |
1 |
0 |
1 |
0 |
12 |
TIMECODE [35:24], FREEZE |
0 |
1 |
1 |
1 |
0 |
0 |
1 |
12 |
TIMECODE [23:12], FREEZE |
0 |
1 |
1 |
1 |
0 |
0 |
0 |
12 |
TIMECODE [11:0], FREEZE |
|
|
|
|
|
|
|
|
|
0 |
1 |
1 |
0 |
1 |
0 |
0 |
12 |
TIMECODE [59:48] |
0 |
1 |
1 |
0 |
0 |
1 |
1 |
12 |
TIMECODE [47:36] |
0 |
1 |
1 |
0 |
0 |
1 |
0 |
12 |
TIMECODE [35:24] |
0 |
1 |
1 |
0 |
0 |
0 |
1 |
12 |
TIMECODE [23:12] |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
12 |
TIMECODE [11:0] |
*NOTE:
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
63 |
62 |
61 |
60 |
59 |
58 |
57 |
56 |
55 |
54 |
53 |
52 |
51 |
50 |
48 |
48 |
x |
x |
x |
x |
x |
x |
200 |
100 |
80 |
40 |
20 |
10 |
8 |
4 |
2 |
1 |
|
|
|
|
|
|
|
|
|
|
Days |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
47 |
46 |
45 |
44 |
43 |
42 |
41 |
40 |
39 |
38 |
37 |
36 |
35 |
34 |
33 |
32 |
x |
x |
20 |
10 |
8 |
4 |
2 |
1 |
x |
40 |
20 |
10 |
8 |
4 |
2 |
1 |
|
|
|
|
Hours |
|
|
|
|
|
Minutes |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
31 |
30 |
29 |
28 |
27 |
26 |
25 |
24 |
23 |
22 |
21 |
20 |
19 |
18 |
17 |
16 |
x |
40 |
20 |
10 |
8 |
4 |
2 |
1 |
800 |
400 |
200 |
100 |
80 |
40 |
20 |
10 |
|
|
Seconds |
|
|
|
|
|
Milliseconds |
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
Bit |
15 |
14 |
13 |
12 |
11 |
10 |
9 |
8 |
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
8 |
4 |
2 |
1 |
800 |
400 |
200 |
100 |
80 |
40 |
20 |
10 |
8 |
4 |
2 |
1 |
Milliseconds |
|
|
|
|
|
Microseconds |
|
|
|
|
|
CONFIGURATION ID'S:
IRIG B Time module with ± 50ppm oscillator: 1000 hex
QTI/CITIMB J1 CONNECTOR PIN OUT (CAIS IRIG TIME MODULE)
J1 CONNECTOR MDM-9S
SIGNAL NAME PIN
IRIGAC_IN_RTN 1
IRIGAC_IN 2
CHASSIS GND 5
TIM_RST 8
GND 9